Datasheet4U Logo Datasheet4U.com

SSTV16857 - 14-Bit Register

Description

The SSTV16857 is a 14-bit register designed for use with 184 and 232 pin PC1600, 2100, and 2700 DDR DIMM applications.

The SSTVN16857 is a 14-bit register designed for use with 184 and 232 pin PC3200 DDR DIMM applications.

Features

  • s Compliant with DDR-I registered module specifications s Operates at 2.5V r 0.2V VDD s SSTL-2 compatible input and output structure s Differential SSTL-2 compatible clock inputs s Low power mode when device is reset s Industry standard 48 pin TSSOP package Ordering Code: Order Number SSTV16857MTD SSTVN16857MTD (Preliminary) Package Number MTD48 MTD48 Package.

📥 Download Datasheet

Datasheet preview – SSTV16857

Datasheet Details

Part number SSTV16857
Manufacturer Fairchild Semiconductor
File Size 121.28 KB
Description 14-Bit Register
Datasheet download datasheet SSTV16857 Datasheet
Additional preview pages of the SSTV16857 datasheet.

📁 Similar Datasheet

  • SSTV16857 - 14-bit SSTL_2 registered (NXP)
  • SSTV16859 - 2.5 V 13-bit to 26-bit SSTL_2 registered buffer (Philips)
  • SSTVF16857 - DDR PC1600-PC3200 14-bit SSTL_2 registered driver (NXP)
  • SSTVF16859 - 13-bit 1:2 SSTL_2 registered buffer (NXP)
  • SSTVN16859 - 13-bit 1:2 SSTL_2 registered buffer (NXP Semiconductors)
  • SST108 - N-Channel JFET Switch (Calogic)
  • SST108 - Switching (Micross)
  • SST108 - N-Channel JFETs (Vishay)
  • SST109 - N-Channel JFET Switch (Calogic)
  • SST109 - Switching (Micross)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
SSTV16857 • SSTVN16857 14-Bit Register with SSTL-2 Compatible I/O and Reset September 2000 Revised June 2005 SSTV16857 • SSTVN16857 14-Bit Register with SSTL-2 Compatible I/O and Reset General Description www.DataSheet4U.com The SSTV16857 is a 14-bit register designed for use with 184 and 232 pin PC1600, 2100, and 2700 DDR DIMM applications. The SSTVN16857 is a 14-bit register designed for use with 184 and 232 pin PC3200 DDR DIMM applications. These devices have a differential input clock, SSTL-2 compatible data inputs and a LVCMOS compatible RESET input. These devices have been designed for compliance with the JEDEC DDR module and register specifications. The devices are fabricated on an advanced submicron CMOS process and are designed to operate at power supplies of less than 3.6V’s.
Published: |