Datasheet4U Logo Datasheet4U.com

SSTV16857 - 14-bit SSTL_2 registered

Description

The SSTV16857 is a 14-bit SSTL_2 registered driver with differential clock inputs, designed to operate between 2.3 V and 2.7 V.

VDDQ must not exceed VCC.

Features

  • Stub-series terminated logic for 2.5 V VDDQ (SSTL_2).
  • Optimized for DDR (Double Data Rate) SDRAM.

📥 Download Datasheet

Datasheet preview – SSTV16857

Datasheet Details

Part number SSTV16857
Manufacturer NXP
File Size 147.43 KB
Description 14-bit SSTL_2 registered
Datasheet download datasheet SSTV16857 Datasheet
Additional preview pages of the SSTV16857 datasheet.

📁 Similar Datasheet

  • SSTV16857 - 14-Bit Register (Fairchild Semiconductor)
  • SSTV16859 - Dual Output 13-Bit Register (Fairchild Semiconductor)
  • SSTV16859 - 2.5 V 13-bit to 26-bit SSTL_2 registered buffer (Philips)
  • SSTVN16857 - 14-Bit Register (Fairchild Semiconductor)
  • SSTVN16859 - 13-bit 1:2 SSTL_2 registered buffer (NXP Semiconductors)
  • SST108 - N-Channel JFET Switch (Calogic)
  • SST108 - Switching (Micross)
  • SST108 - N-Channel JFETs (Vishay)
  • SST109 - N-Channel JFET Switch (Calogic)
  • SST109 - Switching (Micross)
Other Datasheets by NXP
  • SSTVF16857 - DDR PC1600-PC3200 14-bit SSTL_2 registered driver
  • SSTVF16859 - 13-bit 1:2 SSTL_2 registered buffer
  • SSTU32864 - 1.8V confgurable registered buffer
  • SSTU32865 - 28-bit 1:2 registered buffer
  • SSTU32866 - 1.8V 25-bit 1:1 or 14-bit 1:2 confgurable registered buffer
  • SSTUA32864 - configurable registered buffer
  • SSTUA32866 - configurable registered buffer
  • SSTUB32866 - configurable registered buffer

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS www.DataSheet4U.com SSTV16857 14-bit SSTL_2 registered driver with differential clock inputs Product data Supersedes data of 2002 Jun 05 2002 Sep 27 Philips Semiconductors Philips Semiconductors Product data 14-bit SSTL_2 registered driver with differential clock inputs SSTV16857 FEATURES • Stub-series terminated logic for 2.5 V VDDQ (SSTL_2) • Optimized for DDR (Double Data Rate) SDRAM applications • Inputs compatible with JESD8–9 SSTL_2 specifications. • Flow-through architecture optimizes PCB layout • ESD classification testing is done to JEDEC Standard JESD22. • Latch-up testing is done to JEDEC Standard JESD78, which exceeds 100 mA. www.DataSheet4U.com • Same form, fit, and function as SSTL16877 Protection exceeds 2000 V to HBM per method A114.
Published: |