Datasheet4U Logo Datasheet4U.com

GS841E18AT - 256K x 18 Sync Cache Tag

Download the GS841E18AT datasheet PDF (GS841E18AB included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for 256k x 18 sync cache tag.

Description

The GS841E18A is a 256K x 18 high performance synchronous DCD SRAM with integrated Tag RAM comparator.

A 2-bit burst counter is included to provide burst interface with PentiumTM and other high performance CPUs.

It is designed to be used as a Cache Tag SRAM, as well as data SRAM.

Features

  • 3.3 V +10%/.
  • 5% core power supply, 2.5 V or 3.3 V I/O supply.
  • Dual Cycle Deselect (DCD).
  • Intergrated data comparator for Tag RAM.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (GS841E18AB_GSITechnology.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number GS841E18AT
Manufacturer GSI Technology
File Size 652.09 KB
Description 256K x 18 Sync Cache Tag
Datasheet download datasheet GS841E18AT Datasheet

📁 Similar Datasheet

  • GS8000 - DVI / HDMI Extender (Gennum Corporation)
  • GS8041 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
  • GS8042 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
  • GS8043 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
  • GS8043NH - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
  • GS8043NL - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
  • GS8051 - 250MHZ CMOS Rail-to-Rail Output Opamps (GAINSIL)
  • GS8051N - 250MHZ CMOS Rail-to-Rail Output Opamps (GAINSIL)
  • GS8052 - 250MHZ CMOS Rail-to-Rail Output Opamps (GAINSIL)
  • GS8052N - 250MHZ CMOS Rail-to-Rail Output Opamps (GAINSIL)
Other Datasheets by GSI Technology

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com GS841E18AT/B-180/166/150/130/100 TQFP, BGA Commercial Temp Industrial Temp Features • 3.3 V +10%/–5% core power supply, 2.5 V or 3.3 V I/O supply • Dual Cycle Deselect (DCD) • Intergrated data comparator for Tag RAM application • FT mode pin for flow through or pipeline operation • LBO pin for Linear or Interleave (PentiumTM and X86) Burst mode • Synchronous address, data I/O, and control inputs • Synchronous Data Enable (DE) • Asynchronous Output Enable (OE) • Asynchronous Match Output Enable (MOE) • Byte Write (BWE) and Global Write (GW) operation • Three chip enable signals for easy depth expansion • Internal self-timed write cycle • JTAG Test mode conforms to IEEE standard 1149.
Published: |