Datasheet4U Logo Datasheet4U.com

GS88136T - (GS88118 / GS88136T) Sync Burst SRAMs

This page provides the datasheet information for the GS88136T, a member of the GS88118 (GS88118 / GS88136T) Sync Burst SRAMs family.

Datasheet Summary

Description

The GS88118//36T is a 9,437,184-bit high performance synchronous SRAM with a 2-bit burst address counter.

Features

  • FT pin for user-configurable flow through or pipelined operation.
  • Single Cycle Deselect (SCD) Operation.
  • IEEE 1149.1 JTAG-compatible Boundary Scan.
  • On-chip write parity checking; even or odd selectable.
  • 3.3 V +10%/.
  • 5% core power supply.
  • 2.5 V or 3.3 V I/O supply.
  • LBO pin for Linear or Interleaved Burst mode.
  • Internal input resistors on mode pins allow floating mode pins.
  • Default to Interleaved Pipeline mode.

📥 Download Datasheet

Datasheet preview – GS88136T

Datasheet Details

Part number GS88136T
Manufacturer GSI
File Size 345.49 KB
Description (GS88118 / GS88136T) Sync Burst SRAMs
Datasheet download datasheet GS88136T Datasheet
Additional preview pages of the GS88136T datasheet.
Other Datasheets by GSI

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com Preliminary GS88118/36T-11/11.5/100/80/66 100-Pin TQFP Commercial Temp Industrial Temp 1.11 9/2000Features • FT pin for user-configurable flow through or pipelined operation • Single Cycle Deselect (SCD) Operation • IEEE 1149.1 JTAG-compatible Boundary Scan • On-chip write parity checking; even or odd selectable • 3.3 V +10%/–5% core power supply • 2.5 V or 3.
Published: |