8SLVD1204-33 - LVDS Output Fanout Buffer

Product Overview

IDT

Part number	8SLVD1204-33
Manufacturer	IDT
File Size	513.19 KB
Description	LVDS Output Fanout Buffer
Datasheet	8SLVD1204-33 Datasheet
Additional preview pages of the 8SLVD1204-33 datasheet.

The 8SLVD1204-33 is a high-performance differential LVDS fanout buffer.

The device is designed for the fanout of high-frequency, very low additive phase-noise clock and data signals.

The 8SLVD1204-33 is characterized to operate from a 3.3V power supply.

Four low skew, low additive jitter LVDS output pairs.
Two selectable differential clock input pairs.
Differential PCLKx, nPCLKx pairs can accept the following differential input levels: LVDS, LVPECL.
Maximum input clock frequency: 2GHz.
LVCMOS/LVTTL interface levels for the control input select pin.
Output skew: 20ps (maximum).
Propagation delay: 310ps (maximum).
L10okwHazd-d2iti0vMe Hphz:a1s0e0jiftste(rm, RaxMimS;ufmR)EF =.

Other Datasheets by IDT

Published: Dec 12, 2016 |