Datasheet4U Logo Datasheet4U.com

IS61NLF102436A - 36Mb STATE BUS SRAM

General Description

The 36 Meg 'NLF/NVF' product family feature high-speed, low-power synchronous static RAMs designed to provide a burstable, high-performance, 'no wait' state, device for networking and communications applications.

Key Features

  • 100 percent bus utilization.
  • No wait cycles between Read and Write.
  • Internal self-timed write cycle.
  • Individual Byte Write Control.
  • Single Read/Write control pin.
  • Clock controlled, registered address, data and control.
  • Interleaved or linear burst sequence control us- ing MODE input.
  • Three chip enables for simple depth expansion and address pipelining.
  • Power Down mode.
  • Common data inputs and data outputs.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IS61NLF204836B FLOW THROUGH (NO WAIT) STATE BUS SRAM Integrated Silicon Solution
IS61NLF25632 SRAM Integrated Silicon Solution Inc
IS61NLF25636 SRAM Integrated Silicon Solution Inc
IS61NLF409618B FLOW THROUGH (NO WAIT) STATE BUS SRAM Integrated Silicon Solution
IS61NLF51218 SRAM Integrated Silicon Solution Inc

Other Datasheets by ISSI (now Infineon)

Part Number Description
IS61NLF102418 STATE BUS SRAM
IS61NLF12836A (IS61NVFxxxxxA) STATE BUS SRAM
IS61NLF204818A 36Mb STATE BUS SRAM
IS61NLF25618A (IS61NVFxxxxxA) STATE BUS SRAM
IS61NLF25636A (IS61NVFxxxxxA) STATE BUS SRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
IS61NLF102436A/IS61NVF102436A IS61NLF204818A/IS61NVF204818A  1M x 36 and 2M x 18 36Mb, FLOW THROUGH 'NO WAIT' STATE BUS SRAM FEBRUARY 2012 FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single Read/Write control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control us- ing MODE input • Three chip enables for simple depth expansion and address pipelining • Power Down mode • Common data inputs and data outputs • CKE pin to enable clock and suspend operation • JEDEC 100-pin TQFP package • Power supply: NVF: Vdd 2.5V (± 5%), Vddq 2.5V (± 5%) NLF: Vdd 3.3V (± 5%), Vddq 3.3V/2.