IDT71V3558SA Overview
The IDT71V3556/58 are 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAMS. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBTTM, or Zero Bus Turnaround.
IDT71V3558SA Key Features
- 200 MHz (3.2 ns Clock-to-Data Access) ZBTTM Feature
- No dead cycles between write and read cycles Internally synchronized output buffer enable eliminates the need to control
IDT71V3558SA Applications
- BW4) control (May tie active) Three chip enables for simple depth expansion 3.3V power supply (±5%), 3.3V I/O Supply (VDDQ) Optional- Boundary Scan JTAG Interfa
