IDTCSPUA877A
1 to 10 differential clock distribution
Optimized for clock distribution in DDR2 (Double Data Rate) SDRAM applications
Operating frequency: 125MHz to 410MHz
Stabilization time:
Full PDF Text Transcription for IDTCSPUA877A (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
IDTCSPUA877A. For precise diagrams, and layout, please refer to the original PDF.
E RANGE 1.8V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER FEATURES: DESCRIPTION: IDTCSPUA877A • 1 to 10 differential clock distribution • Optimized for clock distribution in DDR2 (Double Data Rate) SDRAM applications • Operating frequency: 125MHz to 410MHz • Stabilization time: <6us • Very low skew: ≤40ps • Very low jitter: ≤40ps • 1.8V AVDD and 1.