Datasheet4U Logo Datasheet4U.com

IDT5V926 - SINGLE OUTPUT CLOCK GENERATOR

Datasheet Summary

Description

The IDT5V926 is a low-cost, low skew, low jitter, and high-performance clock synthesizer with a reference clock from lower frequency crystal or clock input.

It has been specially designed to interface with Gigabit Ethernet and Fast Ethernet applications by providing a 125MHz clock from 25MHz input.

Features

  • 3V to 3.6V operating voltage.
  • 48MHz to 160MHz output frequency range.
  • Input from fundamental crystal oscillator or external source.
  • Internal PLL feedback (loading feedback output relative to other outputs, adjusts propagation delay between REF inputs and outputs).
  • Select inputs (S[1:0]) for FB divide selection (multiply ratio of 2, 3, 4, 4.25, 5, 6, 6.25, and 8).
  • Low jitter.
  • PLL bypass for testing and power-down control (S1 = H, S0.

📥 Download Datasheet

Datasheet preview – IDT5V926

Datasheet Details

Part number IDT5V926
Manufacturer Integrated Device
File Size 42.41 KB
Description SINGLE OUTPUT CLOCK GENERATOR
Datasheet download datasheet IDT5V926 Datasheet
Additional preview pages of the IDT5V926 datasheet.
Other Datasheets by Integrated Device

Full PDF Text Transcription

Click to expand full text
IDT5V926 SINGLE OUTPUT CLOCK GENERATOR SINGLE OUTPUT CLOCK GENERATOR INDUSTRIALTEMPERATURERANGE IDT5V926 FEATURES: • 3V to 3.6V operating voltage • 48MHz to 160MHz output frequency range • Input from fundamental crystal oscillator or external source • Internal PLL feedback (loading feedback output relative to other outputs, adjusts propagation delay between REF inputs and outputs) • Select inputs (S[1:0]) for FB divide selection (multiply ratio of 2, 3, 4, 4.25, 5, 6, 6.25, and 8) • Low jitter • PLL bypass for testing and power-down control (S1 = H, S0 = H, powers part down <500µA) • Available in TSSOP package DESCRIPTION: The IDT5V926 is a low-cost, low skew, low jitter, and high-performance clock synthesizer with a reference clock from lower frequency crystal or clock input.
Published: |