IS61DDB42M36 Datasheet PDF (DDR-II (Burst of 4) CIO Synchronous SRAMs) | Download Integrated Silicon Solution IS61DDB42M36

IS61DDB42M36 - DDR-II (Burst of 4) CIO Synchronous SRAMs

This page provides the datasheet information for the IS61DDB42M36, a member of the IS61DDB44M18 DDR-II (Burst of 4) CIO Synchronous SRAMs family.

Description

The 72Mb IS61DDB42M36 and IS61DDB44M18 are synchronous, high-performance CMOS static random access memory (SRAM) devices.

These SRAMs have a common I/O bus.

The rising edge of K clock initiates the read/write operation, and all internal operations are self-timed.

Features

2M x 36 or 4M x 18.
On-chip delay-locked loop (DLL) for wide data valid window.
Common I/O read and write ports.
Synchronous pipeline read with late write operation.
Double data rate (DDR-II) interface for read and write input ports.
Fixed 4-bit burst for read and write operations.
Clock stop support.
Two input clocks (K and K) for address and control registering at rising edges only.
Two input clocks (C an.

Datasheet Details

Part number	IS61DDB42M36
Manufacturer	Integrated Silicon Solution
File Size	601.56 KB
Description	DDR-II (Burst of 4) CIO Synchronous SRAMs
Datasheet	IS61DDB42M36 Datasheet
Additional preview pages of the IS61DDB42M36 datasheet.

📁 Similar Datasheet

IS61DDB22M36C - 72Mb DDR-II CIO SYNCHRONOUS SRAM (ISSI)

IS61DDB24M18C - 72Mb DDR-II CIO SYNCHRONOUS SRAM (ISSI)

IS61DDP2B21M36C - 36Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

IS61DDP2B21M36C1 - 36Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

IS61DDP2B21M36C2 - 36Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

IS61DDP2B22M18C - 36Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

IS61DDP2B22M18C1 - 36Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

IS61DDP2B22M18C2 - 36Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

IS61DDP2B41M18C - 18Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

IS61DDP2B41M18C1 - 18Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

Full PDF Text Transcription

Click to expand full text

I7D7D2DMR-bII (2M x 36 & 4M x (Burst o. f 4) CIO 18) Synchronous SRAMs A MAY 2009 Features • 2M x 36 or 4M x 18. • On-chip delay-locked loop (DLL) for wide data valid window. • Common I/O read and write ports. • Synchronous pipeline read with late write operation. • Double data rate (DDR-II) interface for read and write input ports. • Fixed 4-bit burst for read and write operations. • Clock stop support. • Two input clocks (K and K) for address and control registering at rising edges only. • Two input clocks (C and C) for data output control. • Two echo clocks (CQ and CQ) that are delivered simultaneously with data. • +1.8V core power supply and 1.5, 1.8V VDDQ, used with 0.75, 0.9V VREF. • HSTL input and output levels.

Published: Jul 25, 2016 |