Datasheet4U Logo Datasheet4U.com

ME3981-G - Dual P-Channel 20V (D-S) MOSFET

Download the ME3981-G datasheet PDF. This datasheet also covers the ME3981 variant, as both devices belong to the same dual p-channel 20v (d-s) mosfet family and are provided as variant models within a single manufacturer datasheet.

Description

The ME3981 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology.

This high density process is especially tailored to minimize on-state resistance.

Features

  • RDS(ON)≦62mΩ@VGS=-4.5V.
  • RDS(ON)≦80mΩ@VGS=-2.5V.
  • RDS(ON)≦115mΩ@VGS=-1.8V.
  • Super high density cell design for extremely low RDS(ON).
  • Exceptional on-resistance and maximum DC current capability.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ME3981-Matsuki.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number ME3981-G
Manufacturer Matsuki
File Size 0.97 MB
Description Dual P-Channel 20V (D-S) MOSFET
Datasheet download datasheet ME3981-G Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ME3-ETO Electrochemical Sensor Winsen
ME3-HF Electrochemical Sensor Winsen
ME3-NO2 Electrochemical Gas Sensor Winsen
ME301C DC-DC Converter Microne
ME3101 500mA Synchronous Step-Down DC/DC Converters Microne

Other Datasheets by Matsuki

Part Number Description
ME3981 Dual P-Channel 20V (D-S) MOSFET
ME3985DS Dual P-Channel 20V (D-S) MOSFET
ME3985DS-G Dual P-Channel 20V (D-S) MOSFET
ME3920-G Dual N-Channel 30V (D-S) MOSFET
ME3205F N-Channel MOSFET

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ME3981/ME3981-G Dual P-Channel 20-V (D-S) MOSFET GENERAL DESCRIPTION The ME3981 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package. PIN CONFIGURATION FEATURES ● RDS(ON)≦62mΩ@VGS=-4.5V ● RDS(ON)≦80mΩ@VGS=-2.5V ● RDS(ON)≦115mΩ@VGS=-1.
Published: |