Datasheet4U Logo Datasheet4U.com

SY100E150 - 6-BIT D LATCH

Description

The SY10/100E150 are 6-bit D latches with differential outputs designed for use in new, high- performance ECL systems.

When both Latch Enables (LEN1, LEN2) are at a logic LOW, the latch is in the transparent mode and input data propagates through to the output.

Features

  • s 700ps max. propagation delay s Extended 100E VEE range of.
  • 4.2V to.
  • 5.5V s Differential outputs s Fully compatible with industry standard 10KH, 100K ECL levels s Internal 75KΩ input pulldown resistors s Fully compatible with Motorola MC10E/100E150 s Available in 28-pin PLCC package BLOCK.

📥 Download Datasheet

Datasheet Details

Part number SY100E150
Manufacturer Micrel Semiconductor
File Size 58.00 KB
Description 6-BIT D LATCH
Datasheet download datasheet SY100E150 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY100EL11V 5V/3.3V ECL 1:2 Differential Fanout Buffe Microchip
SY100EL16S 5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER Synergy
SY100EL16V 5V/3.3V ECL Differential Receiver Microchip
SY100EL16VS 3.3V/5V Variable Output Swing Differential Receiver Microchip
SY100EL29V 5V/3.3V Dual Differential Data and Clock D Flip-Flop Microchip

Other Datasheets by Micrel Semiconductor

Part Number Description
SY100E151 6-BIT D REGISTER
SY100E154 5-BIT 2:1 MUX-LATCH
SY100E155 6-BIT 2:1 MUX-LATCH
SY100E156 3-BIT 4:1 MUX-LATCH
SY100E157 QUAD 2:1 MULTIPLEXER

Full PDF Text Transcription

Click to expand full text
Micrel, Inc. 6-BIT D LATCH SY10E150 SY1S0YE10105E0150 SY100E150 FEATURES s 700ps max. propagation delay s Extended 100E VEE range of –4.2V to –5.5V s Differential outputs s Fully compatible with industry standard 10KH, 100K ECL levels s Internal 75KΩ input pulldown resistors s Fully compatible with Motorola MC10E/100E150 s Available in 28-pin PLCC package BLOCK DIAGRAM D0 D1 D2 D3 D4 D5 LEN1 LEN2 MR D R D R D R D R D R D R Q0 Q0 Q1 Q1 Q2 Q2 Q3 Q3 Q4 Q4 Q5 Q5 DESCRIPTION The SY10/100E150 are 6-bit D latches with differential outputs designed for use in new, high- performance ECL systems. When both Latch Enables (LEN1, LEN2) are at a logic LOW, the latch is in the transparent mode and input data propagates through to the output.
Published: |