Datasheet4U Logo Datasheet4U.com

SY100E155 - 6-BIT 2:1 MUX-LATCH

Description

The SY10/100E155 offer six 2:1 multiplexers followed by latches with single-ended outputs, designed for use in new, high-performance ECL systems.

The two external latch-enable signals (LEN1 and LEN2) are gated through a logical OR operation before use as control for the six latches.

Features

  • 750ps max. LEN to output Extended 100E VEE range of.
  • 4.2V to.
  • 5.5V 700ps max. D to output Single-ended outputs Asynchronous Master Reset Dual latch-enables Fully compatible with industry standard 10KH, 100K ECL levels Internal 75KΩ input pulldown resistors Fully compatible with Motorola MC10E/100E155 Available in 28-pin PLCC package.

📥 Download Datasheet

Datasheet Details

Part number SY100E155
Manufacturer Micrel Semiconductor
File Size 529.26 KB
Description 6-BIT 2:1 MUX-LATCH
Datasheet download datasheet SY100E155 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY100EL11V 5V/3.3V ECL 1:2 Differential Fanout Buffe Microchip
SY100EL16S 5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER Synergy
SY100EL16V 5V/3.3V ECL Differential Receiver Microchip
SY100EL16VS 3.3V/5V Variable Output Swing Differential Receiver Microchip
SY100EL29V 5V/3.3V Dual Differential Data and Clock D Flip-Flop Microchip

Other Datasheets by Micrel Semiconductor

Part Number Description
SY100E150 6-BIT D LATCH
SY100E151 6-BIT D REGISTER
SY100E154 5-BIT 2:1 MUX-LATCH
SY100E156 3-BIT 4:1 MUX-LATCH
SY100E157 QUAD 2:1 MULTIPLEXER

Full PDF Text Transcription

Click to expand full text
NOT RECOMMENDED FOR NEW DESIGNS 6-BIT 2:1 MUX-LATCH SY10E155 SY100E155 FINAL FEATURES 750ps max. LEN to output Extended 100E VEE range of –4.2V to –5.5V 700ps max. D to output Single-ended outputs Asynchronous Master Reset Dual latch-enables Fully compatible with industry standard 10KH, 100K ECL levels Internal 75KΩ input pulldown resistors Fully compatible with Motorola MC10E/100E155 Available in 28-pin PLCC package DESCRIPTION The SY10/100E155 offer six 2:1 multiplexers followed by latches with single-ended outputs, designed for use in new, high-performance ECL systems. The two external latch-enable signals (LEN1 and LEN2) are gated through a logical OR operation before use as control for the six latches.
Published: |