Datasheet4U Logo Datasheet4U.com

SY100E151 - 6-BIT D REGISTER

Description

The SY10/100E151 offer 6 edge-triggered, high-speed, master-slave D-type flip-flops with differential outputs, designed for use in new, high-performance ECL systems.

Features

  • s 1100MHz toggle frequency s Extended 100E VEE range of.
  • 4.2V to.
  • 5.46V s Differential outputs s Asynchronous Master Reset s Dual clocks s Fully compatible with industry standard 10KH, 100K ECL levels s Internal 75KΩ input pulldown resistors s Fully compatible with Motorola MC10E/100E151 s Available in 28-pin PLCC package.

📥 Download Datasheet

Datasheet Details

Part number SY100E151
Manufacturer Micrel Semiconductor
File Size 86.01 KB
Description 6-BIT D REGISTER
Datasheet download datasheet SY100E151 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY100EL11V 5V/3.3V ECL 1:2 Differential Fanout Buffe Microchip
SY100EL16S 5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER Synergy
SY100EL16V 5V/3.3V ECL Differential Receiver Microchip
SY100EL16VS 3.3V/5V Variable Output Swing Differential Receiver Microchip
SY100EL29V 5V/3.3V Dual Differential Data and Clock D Flip-Flop Microchip

Other Datasheets by Micrel Semiconductor

Part Number Description
SY100E150 6-BIT D LATCH
SY100E154 5-BIT 2:1 MUX-LATCH
SY100E155 6-BIT 2:1 MUX-LATCH
SY100E156 3-BIT 4:1 MUX-LATCH
SY100E157 QUAD 2:1 MULTIPLEXER

Full PDF Text Transcription

Click to expand full text
Micrel, Inc. NOT RECOMMENDED FOR NEW DESIGNS 6-BIT D REGISTER SY10E151 SY1S0YE10105E1151 SY100E151 FEATURES s 1100MHz toggle frequency s Extended 100E VEE range of –4.2V to –5.46V s Differential outputs s Asynchronous Master Reset s Dual clocks s Fully compatible with industry standard 10KH, 100K ECL levels s Internal 75KΩ input pulldown resistors s Fully compatible with Motorola MC10E/100E151 s Available in 28-pin PLCC package DESCRIPTION The SY10/100E151 offer 6 edge-triggered, high-speed, master-slave D-type flip-flops with differential outputs, designed for use in new, high-performance ECL systems. The two external clock signals (CLK1, CLK2) are gated through a logical OR operation before use as clocking control for the flip-flops.
Published: |