Datasheet4U Logo Datasheet4U.com

SY100E154 - 5-BIT 2:1 MUX-LATCH

Description

The SY10/100E154 offer five 2:1 multiplexers followed by latches with differential outputs, designed for use in new, high-performance ECL systems.

The two external Latch-Enable signals (LEN1, LEN2) are gated through a logical OR operation before use as control for the five latches.

Features

  • s 750ps max. LEN to output s Extended 100E VEE range of.
  • 4.2V to.
  • 5.5V s 700ps max. D to output s Differential outputs s Asynchronous Master Reset s Dual latch-enables s Fully compatible with industry standard 10KH, 100K ECL levels s Internal 75KΩ input pulldown resistors s Fully compatible with Motorola MC10E/100E154 s Available in 28-pin PLCC package BLOCK.

📥 Download Datasheet

Datasheet Details

Part number SY100E154
Manufacturer Micrel Semiconductor
File Size 58.67 KB
Description 5-BIT 2:1 MUX-LATCH
Datasheet download datasheet SY100E154 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY100EL11V 5V/3.3V ECL 1:2 Differential Fanout Buffe Microchip
SY100EL16S 5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER Synergy
SY100EL16V 5V/3.3V ECL Differential Receiver Microchip
SY100EL16VS 3.3V/5V Variable Output Swing Differential Receiver Microchip
SY100EL29V 5V/3.3V Dual Differential Data and Clock D Flip-Flop Microchip

Other Datasheets by Micrel Semiconductor

Part Number Description
SY100E150 6-BIT D LATCH
SY100E151 6-BIT D REGISTER
SY100E155 6-BIT 2:1 MUX-LATCH
SY100E156 3-BIT 4:1 MUX-LATCH
SY100E157 QUAD 2:1 MULTIPLEXER

Full PDF Text Transcription

Click to expand full text
Micrel, Inc. 5-BIT 2:1 MUX-LATCH SY10E154 SY1S0YE10105E4154 SY100E154 FEATURES s 750ps max. LEN to output s Extended 100E VEE range of –4.2V to –5.5V s 700ps max. D to output s Differential outputs s Asynchronous Master Reset s Dual latch-enables s Fully compatible with industry standard 10KH, 100K ECL levels s Internal 75KΩ input pulldown resistors s Fully compatible with Motorola MC10E/100E154 s Available in 28-pin PLCC package BLOCK DIAGRAM D0a D0b D1a D1b D2a D2b D3a D3b D4a D4b SEL LEN1 LEN2 MR MUX SEL MUX SEL MUX SEL MUX SEL MUX SEL DQ EQ NR DQ EQ NR DQ EQ NR DQ EQ NR DQ EQ NR Q0 Q0 Q1 Q1 Q2 Q2 Q3 Q3 Q4 Q4 DESCRIPTION The SY10/100E154 offer five 2:1 multiplexers followed by latches with differential outputs, designed for use in new, high-performance ECL systems.
Published: |