Datasheet4U Logo Datasheet4U.com

SY100ELT23 - DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR

Download the SY100ELT23 datasheet PDF. This datasheet also covers the SY10ELT23 variant, as both devices belong to the same dual differential pecl-to-ttl translator family and are provided as variant models within a single manufacturer datasheet.

General Description

The SY10/100ELT23 are dual differential PECL-to-TTL translators.

Because PECL (Positive ECL) levels are used, only +5V and ground are required.

Key Features

  • s 3.0ns typical propagation delay s.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (SY10ELT23-MicrelSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number SY100ELT23
Manufacturer Micrel Semiconductor
File Size 80.03 KB
Description DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR
Datasheet download datasheet SY100ELT23 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY100ELT23 DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR Synergy
SY100ELT23 Dual Differential PECL-to-TTL Translator Microchip
SY100ELT23L 3.3V Dual Differential LVPECL-to-LVTTL Translator Microchip
SY100ELT21L 3.3V Differential LVPECL-to-LVTTL Translator Microchip
SY100ELT22 Dual TTL-to-Differential PECL Translator Microchip

Other Datasheets by Micrel Semiconductor

Part Number Description
SY100ELT23L 3.3V DUAL DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR
SY100ELT20V 5V/3.3V TTL-to-DIFFERENTIAL PECL TRANSLATOR
SY100ELT21L 3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR
SY100ELT22 DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR
SY100ELT22L 3.3V DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Micrel NOT RECOMMENDED FOR NEW DESIGNS DUAL DIFFERENTIAL PECL-to-TTL TRANSLATOR Precision Edge® PrecisionSEY1d0gEeLT®23 SY1S0YE1L00TE2L3T23 SY100ELT23 FEATURES s 3.0ns typical propagation delay s <500ps typical output-to-output skew s Differential PECL inputs s 24mA TTL outputs s Flow-through pinouts s Internal input 50kΩ pulldown resistors s Available in 8-pin SOIC package PIN CONFIGURATION/BLOCK DIAGRAM D0 1 D0 2 PECL D1 3 D1 4 8 VCC 7 Q0 TTL 6 Q1 5 GND SOIC TOP VIEW Precision Edge® DESCRIPTION The SY10/100ELT23 are dual differential PECL-to-TTL translators. Because PECL (Positive ECL) levels are used, only +5V and ground are required.