Download SY100ELT20V Datasheet PDF
SY100ELT20V page 2
Page 2
SY100ELT20V page 3
Page 3

SY100ELT20V Description

The SY10/100ELT20V is a single TTL-to-differential PECL translator. Because PECL (Positive ECL) levels are used, either +5V or +3.3V and ground are required. The small outline 8-lead SOIC package and low skew single gate design make the ELT20V ideal for applications that require the translation of a clock or data signal where minimal space, low power, and low cost are critical.