Download SY100S302 Datasheet PDF
SY100S302 page 2
Page 2
SY100S302 page 3
Page 3

SY100S302 Description

propagation delay of 700ps s IEE min. of 45mA s Industry standard 100K ECL levels s Extended supply voltage option: VEE = 4.2V to 5.5V s Voltage and temperature pensation for improved noise immunity s Internal 75kΩ input pull-down resistors s 50% faster than Fairchild 300K s Function and pinout patible with Fairchild F100K s Available in 28-pin PLCC package The SY100S302 offers five 2-input OR/NOR gates designed for...

SY100S302 Key Features

  • Dne E Oa
  • Oe VEES VCCA
  • 0.95V -1.69V