Datasheet4U Logo Datasheet4U.com

SY10H606 - REGISTERED HEX TTL-TO-PECL

Description

s Differential 50Ω ECL outputs s Choice between differential PECL or TTL clock input s Single +5V power supply s VBB output for single-ended use s Multiple power and ground pins to minimize noise s Specified within-device skew s Fully compatible with MC10H/100H606 s Available in 28-pin PLCC package

📥 Download Datasheet

Datasheet preview – SY10H606

Datasheet Details

Part number SY10H606
Manufacturer Micrel Semiconductor
File Size 87.92 KB
Description REGISTERED HEX TTL-TO-PECL
Datasheet download datasheet SY10H606 Datasheet
Additional preview pages of the SY10H606 datasheet.

📁 Similar Datasheet

  • SY10 - SYNCHRONOUS EQUIPMENT STRATUM 3/3E CLOCK UNIT (Raltron Electronics)
  • SY100 - 3 Port Solenoid Valve Rubber Seal (SMC)
  • SY100EL11V - 5V/3.3V ECL 1:2 Differential Fanout Buffe (Microchip)
  • SY100EL16S - 5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER (Synergy)
  • SY100EL16V - 5V/3.3V ECL Differential Receiver (Microchip)
  • SY100EL16VS - 3.3V/5V Variable Output Swing Differential Receiver (Microchip)
  • SY100EL29V - 5V/3.3V Dual Differential Data and Clock D Flip-Flop (Microchip)
  • SY100EL33L - 3.3V ECL/4 Divider (Microchip)
  • SY100EL52 - 5V ECL Differential Data and Clock D Flip-Flop (Microchip)
  • SY100EL56V - 5V/3.3V Dual Differential 2:1 Multiplexer (Microchip)
Other Datasheets by Micrel Semiconductor

Full PDF Text Transcription

Click to expand full text
Micrel, Inc. NOT RECOMMENDED FOR NEW DESIGNS REGISTERED HEX TTL-TO-PECL SY10H606 SY1S0YH10600H6606 SY100H606 FEATURES DESCRIPTION s Differential 50Ω ECL outputs s Choice between differential PECL or TTL clock input s Single +5V power supply s VBB output for single-ended use s Multiple power and ground pins to minimize noise s Specified within-device skew s Fully compatible with MC10H/100H606 s Available in 28-pin PLCC package The SY10/100H606 are 6-bit, registered, single supply TTL-to-PECL translators. The devices feature differential PECL outputs as well as a choice between either a differential PECL clock input or a TTL clock input. The asynchronous master reset control is a PECL level input.
Published: |