Datasheet4U Logo Datasheet4U.com

MT4LC16M4H9 - DRAM

Download the MT4LC16M4H9 datasheet PDF. This datasheet also covers the MT4LC16M4G3 variant, as both devices belong to the same dram family and are provided as variant models within a single manufacturer datasheet.

General Description

The 16 Meg x 4 DRAM is a high-speed CMOS, dynamic random-access memory device containing 67,108,864 bits and designed to operate from 3V to 3.6V.

The MT4LC16M4H9 and MT4LC16M4G3 are functionally organized as 16,777,216 locations containing 4 bits each.

Key Features

  • Single +3.3V ±0.3V power supply.
  • Industry-standard x4 pinout, timing, functions, and packages.
  • 12 row, 12 column addresses (H9) or 13 row, 11 column addresses (G3).
  • High-performance CMOS silicon-gate process.
  • All inputs, outputs and clocks are LVTTL-compatible.
  • Extended Data-Out (EDO) PAGE MODE access.
  • Optional self refresh (S) for low-power data retention.
  • 4,096-cycle CAS#-BEFORE-RAS# (CBR).

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (MT4LC16M4G3_MicronTechnology.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
MT4LC1M16C3 1 MEG x 16 FPM DRAM Micron
MT4LS12832 128K x 32 SRAM MODULE Micron
MT4LSDT1664A 128MB SDRAM Unbuffered DIMM Micron
MT4LSDT1664H 128MB SMALL-OUTLINE SDRAM MODULE Micron
MT4LSDT1664LH 128MB SMALL-OUTLINE SDRAM MODULE Micron

Other Datasheets by Micron Technology

Part Number Description
MT4LC16M4A7 DRAM
MT4LC16M4G3 DRAM
MT4LC16M4T8 DRAM
MT4LC1M16E5 EDO DRAM
MT4LC2M8A1 (MT4LC2M8A1/2) 2M x 8 DRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
16 MEG x 4 EDO DRAM DRAM FEATURES • Single +3.3V ±0.3V power supply • Industry-standard x4 pinout, timing, functions, and packages • 12 row, 12 column addresses (H9) or 13 row, 11 column addresses (G3) • High-performance CMOS silicon-gate process • All inputs, outputs and clocks are LVTTL-compatible • Extended Data-Out (EDO) PAGE MODE access • Optional self refresh (S) for low-power data retention • 4,096-cycle CAS#-BEFORE-RAS# (CBR) REFRESH distributed across 64ms MT4LC16M4G3, MT4LC16M4H9 For the latest data sheet, please refer to the Micron Web site: www.micronsemi.com/mti/msp/html/datasheet.