Datasheet4U Logo Datasheet4U.com

SN74LS109A - DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

Download the SN74LS109A datasheet PDF. This datasheet also covers the SN74LS109 variant, as both devices belong to the same dual jk positive edge-triggered flip-flop family and are provided as variant models within a single manufacturer datasheet.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (SN74LS109_MotorolaInc.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop ON Semiconductor
SN74LS109A Dual J-K Positive-Edge-Triggered Flip-Flops Texas Instruments
SN74LS109 LOW POWER SCHOTTKY ON Semiconductor
SN74LS10 TRIPLE 3-INPUT POSITIVE-NAND GATES Texas Instruments
SN74LS10 TRIPLE 3-INPUT NAND GATE ON Semiconductor

Other Datasheets by Motorola Semiconductor (now NXP Semiconductors)

Part Number Description
SN74LS10 TRIPLE 3-INPUT NAND GATE
SN74LS107A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
SN74LS11 TRIPLE 3-INPUT AND GATE
SN74LS112A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
SN74LS113A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP The SN54/ 74LS109A consists of two high speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by simply connecting the J and K pins together. LOGIC DIAGRAM SET (SD) 5(11) CLEAR (CD) 1(15) CLOCK 4(12) J 2(14) K 3(13) Q 6(10) Q 7(9) MODE SELECT — TRUTH TABLE OPERATING MODE INPUTS SD CD J OUTPUTS KQQ Set Reset (Clear) *Undetermined Load “1” (Set) Hold Toggle Load “0” (Reset) LHXXHL HLXXLH L L XXHH HHh hHL HH l h q q HHh l q q HH l l LH * Both outputs will be HIGH while both SD and CD are LOW, but the output states are unpredictable if SD and CD go HIGH simultaneously.