Datasheet4U Logo Datasheet4U.com

SN74LS173A - 4-BIT D-TYPE REGISTER

This page provides the datasheet information for the SN74LS173A, a member of the SN74LS173D 4-BIT D-TYPE REGISTER family.

📥 Download Datasheet

Datasheet preview – SN74LS173A

Datasheet Details

Part number SN74LS173A
Manufacturer Motorola
File Size 207.61 KB
Description 4-BIT D-TYPE REGISTER
Datasheet download datasheet SN74LS173A Datasheet
Additional preview pages of the SN74LS173A datasheet.

📁 Similar Datasheet

  • SN74LS173A - 4-BIT D-TYPE REGISTERS (Texas Instruments)
  • SN74LS171 - QUADRUPLE D-TYPE FLIP-FLOPS (Texas Instruments)
  • SN74LS174 - Hex D Flip-Flop (ON Semiconductor)
  • SN74LS174 - HEX/QUADRUPLE D-TYPE FLIP-FLOPS (Texas Instruments)
  • SN74LS175 - Quad D Flip-Flop (ON Semiconductor)
  • SN74LS175 - HEX/QUADRUPLE D-TYPE FLIP-FLOPS (Texas Instruments)
  • SN74LS10 - TRIPLE 3-INPUT POSITIVE-NAND GATES (Texas Instruments)
  • SN74LS10 - TRIPLE 3-INPUT NAND GATE (ON Semiconductor)
  • SN74LS107A - DUAL J-K FLIP-FLOPS (Texas Instruments)
  • SN74LS109 - LOW POWER SCHOTTKY (ON Semiconductor)
Other Datasheets by Motorola

Full PDF Text Transcription

Click to expand full text
4-BIT D-TYPE REGISTER WITH 3-STATE OUTPUTS The SN54 / 74LS173A is a high-speed 4-Bit Register featuring 3-state outputs for use in bus-organized systems. The clock is fully edge-triggered allowing either a load from the D inputs or a hold (retain register contents) depending on the state of the Input Enable Lines (IE1, IE2). A HIGH on either Output Enable line (OE1, OE2) brings the output to a high impedance state without affecting the actual register contents. A HIGH on the Master Reset (MR) input resets the Register regardless of the state of the Clock (CP), the Output Enable (OE1, OE2) or the Input Enable (IE1, IE2) lines.
Published: |