Datasheet4U Logo Datasheet4U.com

UPD720130 - USB2.0 to IDE Bridge

Datasheet Summary

Description

are provided in the following user’s manual.

Be sure to read the manual before designing.

Features

  • Compliant with Universal Serial Bus Specification Revision 2.0 (Data Rate 12/480 Mbps).
  • Compliant with ATA/ATAPI-6 (LBA48, PIO Mode 0-4, Multi Word DMA Mode 0-2, Ultra DMA Mode 0-4).
  • USB2.0 high-speed bus powered device capability.
  • Certified by USB implementers forum and granted with USB 2.0 high-speed Logo (TID :40320125).
  • One USB2.0 high-speed transceiver / receiver with full-speed transceiver / receiver.
  • USB2.0 High-speed or Full-speed pa.

📥 Download Datasheet

Datasheet preview – UPD720130

Datasheet Details

Part number UPD720130
Manufacturer NEC
File Size 316.03 KB
Description USB2.0 to IDE Bridge
Datasheet download datasheet UPD720130 Datasheet
Additional preview pages of the UPD720130 datasheet.

📁 Similar Datasheet

  • UPD72020 - CMOS Graphics Display Controller (NEC Electronics)
  • UPD720201 - USB3.0 HOST CONTROLLER (Renesas)
  • UPD720202 - USB3.0 HOST CONTROLLER (Renesas)
  • UPD72020GC-8-3B6 - CMOS Graphic Display Controller (ETC)
  • uPD720210 - Four-port USB3.0 Hub Controller (Renesas)
  • uPD720210 - Four-port USB3.0 Hub Controller User Hardware Manual (Renesas)
  • UPD72022 - Intelligent Display Processor (NEC Electronics)
  • uPD720231 - USB3.0 to SATA3 BRIDGE CONTROLLER User Hardware Manual (Renesas)
  • uPD720231A - USB3.0 to SATA3 BRIDGE CONTROLLER (Renesas)
  • UPD72064 - Floppy Disk Controller (NEC Electronics)
Other Datasheets by NEC

Full PDF Text Transcription

Click to expand full text
DATA SHEET MOS INTEGRATED CIRCUIT µPD720130 USB2.0 to IDE Bridge The µPD720130 is designed to perform a bridge between USB 2.0 and ATA/ATAPI. The µPD720130 complies with the Universal Serial Bus Specification Revision 2.0 full-/high-speed signaling and works up to 480 Mbps. The µPD720130 is integrated CISC processor, ATA/ATAPI controller, endpoint controller (EPC), serial interface engine (SIE), and USB2.0 transceiver into a single chip. The USB2.0 protocol and class specific protocol (bulk only protocol) are handled by USB2.0 transceiver, SIE, and EPC. And the transport layer is performed by V30MZ CISC processor which is in the µPD720130. The software to control the µPD720130 is located in an embedded ROM.
Published: |