Full PDF Text Transcription for UPD720133 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
UPD720133. For precise diagrams, and layout, please refer to the original PDF.
MOS MOS Integrated Circuit µPD720133 USB2.0-IDE µ PD720133 USB2.0 ATA/ATAPI LSI Universal Serial Bus Specification Revision 2.0 High-speed Capable device USB2.0 ATA/ATAPI...
View more extracted text
Specification Revision 2.0 High-speed Capable device USB2.0 ATA/ATAPI µ PD720133 CISC Processor, ATA/ATAPI Controller, Endpoint Controller (EPC), Serial Interface Engine (SIE) Protocol) USB2.0 Transceiver EPC USB2.0 Protocol Class Specific Protocol (Bulk Only V30MZ CISC Processor EEPROM USB2.0 Transceiver SIE Transport Layer ROM µ PD720133 Universal Serial Bus Specification Revision 2.0 (Data Rate 12/480 Mbps) ATA/ATAPI-6 (LBA48, PIO Mode 0-4, Multi Word DMA Mode 0-2, Ultra DMA Mode 0-4) “USB2.0 High-speed Bus Powered Device“ USB Implementers Forum Full-speed USB 2.0 High-speed Logo (TID: 40001985) USB2.0 High-speed Tran
More Datasheets from NEC (now Renesas Electronics)
UPD720133 Datasheet
