Datasheet4U Logo Datasheet4U.com

74F1604 - Latch

General Description

PIN CONFIGURATION LE 1 SELECT A/B 2 A0 3 B0 4 A1 5 B1 6 A2 7 B2 8 A3 9 B3 10 Q3 11 Q2 12 Q1 13 GND 14 28 V CC 27 A4 26 B4 25 A5 24 B5 23 A6 22 B6 21 A7 20 B7 19 Q7 18 Q6 17 Q5 16 Q4 15 Q (20µA in high and low state) Stores 16 bit wide data inputs, multiplexed 8 bit output

Key Features

  • High impedance NPN base inputs for reduced loading.
  • Propagation delay 7.0ns typical.
  • Power supply current 70mA typical.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74F160A Synchronous Presettable BCD Decade Counter Fairchild Semiconductor
74F161A Synchronous Presettable Binary Counter National Semiconductor
74F161A Synchronous Presettable Binary Counter Fairchild Semiconductor
74F161A SYNCHRONOUS 4-BIT BINARY COUNTER Texas Instruments
74F162A Synchronous Presettable BCD Decade Counter Fairchild Semiconductor

Other Datasheets by NXP Semiconductors

Part Number Description
74F161A 4-bit binary counter
74F163A 4-bit binary counter
74F164 8-bit serial-in parallel-out shift register
74F166 8-bit bidirectional universal shift register
74F169 4-bit up/down binary synchronous counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS 74F1604 Latch Product specification IC15 Data Handbook 1990 Oct 04 Philips Semiconductors Philips Semiconductors Product specification Latch 74F1604 FEATURES • High impedance NPN base inputs for reduced loading • Propagation delay 7.0ns typical • Power supply current 70mA typical DESCRIPTION PIN CONFIGURATION LE 1 SELECT A/B 2 A0 3 B0 4 A1 5 B1 6 A2 7 B2 8 A3 9 B3 10 Q3 11 Q2 12 Q1 13 GND 14 28 V CC 27 A4 26 B4 25 A5 24 B5 23 A6 22 B6 21 A7 20 B7 19 Q7 18 Q6 17 Q5 16 Q4 15 Q (20µA in high and low state) • Stores 16–bit wide data inputs, multiplexed 8–bit outputs The 74F1604 is a dual octal transparent latch. Organized as 8–bit A and B latches, the latch outputs are connected by pairs to eight 2–input multiplexers.