Download 74VHCT125 Datasheet PDF
74VHCT125 page 2
Page 2
74VHCT125 page 3
Page 3

74VHCT125 Description

74VHCT125 are high-speed Si-gate CMOS devices and are pin patible with Low-power Schottky TTL (LSTTL). They are specified in pliance with JEDEC standard JESD7-A. 74VHCT125 provides four non-inverting buffer/line drivers with 3-state outputs.

74VHCT125 Key Features

  • 40 °C to +125 °C SO14
  • 13 October 2009