Datasheet4U Logo Datasheet4U.com

74VHCT126 - Quad buffer/line driver

This page provides the datasheet information for the 74VHCT126, a member of the 74VHC126 Quad buffer/line driver family.

Datasheet Summary

Description

The 74VHC126; 74VHCT126 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL).

They are specified in compliance with JEDEC standard No.

7-A.

Features

  • I Balanced propagation delays I All inputs have Schmitt-trigger action I Inputs accept voltages higher than VCC I Input levels: N The 74VHC126 operates with CMOS input level N The 74VHCT126 operates with TTL input level I ESD protection: N HBM JESD22-A114E exceeds 2000 V N MM JESD22-A115-A exceeds 200 V N CDM JESD22-C101C exceeds 1000 V I Multiple package options I Specified from.
  • 40 °C to +85 °C and from.
  • 40 °C to +125 °C NXP Semiconductors 74VHC126; 74VHCT126 Quad buffer/line.

📥 Download Datasheet

Datasheet preview – 74VHCT126

Datasheet Details

Part number 74VHCT126
Manufacturer NXP
File Size 80.02 KB
Description Quad buffer/line driver
Datasheet download datasheet 74VHCT126 Datasheet
Additional preview pages of the 74VHCT126 datasheet.

📁 Similar Datasheet

  • 74VHCT126 - Quad buffer/line driver (nexperia)
  • 74VHCT126-Q100 - Quad buffer/line driver (nexperia)
  • 74VHCT126A - QUAD BUS BUFFERS (STMicroelectronics)
  • 74VHCT125 - Quad buffer/line driver (nexperia)
  • 74VHCT125A - QUAD BUS BUFFERS (STMicroelectronics)
  • 74VHCT132A - QUAD 2-INPUT SCHMITT NAND GATE (STMicroelectronics)
  • 74VHCT138A - 3 TO 8 LINE DECODER INVERTING (STMicroelectronics)
  • 74VHCT138A - 3-to-8 Decoder/Demultiplexer (Fairchild Semiconductor)
  • 74VHCT139A - DUAL 2 TO 4 DECODER/DEMULTIPLEXER (STMicroelectronics)
  • 74VHCT14 - Hex inverting Schmitt trigger (nexperia)
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
74VHC126; 74VHCT126 Quad buffer/line driver; 3-state Rev. 01 — 13 August 2009 Product data sheet 1. General description The 74VHC126; 74VHCT126 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7-A. The 74VHC126; 74VHCT126 provide four non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs (nY) are controlled by the output enable input (nOE). A LOW-level at pin nOE causes the outputs to assume a high-impedance OFF-state. The 74VHC126; 74VHCT126 are identical to the 74VHC125; 74VHCT125 but have active HIGH output enable inputs. 2.
Published: |