Download 74VHCT126 Datasheet PDF
74VHCT126 page 2
Page 2
74VHCT126 page 3
Page 3

74VHCT126 Description

74VHCT126 are high-speed Si-gate CMOS devices and are pin patible with Low-power Schottky TTL (LSTTL). They are specified in pliance with JEDEC standard No. 74VHCT126 provide four non-inverting buffer/line drivers with 3-state outputs.

74VHCT126 Key Features

  • 40 °C to +125 °C SO14
  • 13 August 2009