Datasheet4U Logo Datasheet4U.com

74VHCT125A - QUAD BUS BUFFERS

General Description

The 74VHCT125A is an advanced high-speed CMOS QUAD BUS BUFFERS fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74VHCT125 Quad buffer/line driver NXP
74VHCT125 Quad buffer/line driver nexperia
74VHCT126 Quad buffer/line driver NXP
74VHCT126 Quad buffer/line driver nexperia
74VHCT126-Q100 Quad buffer/line driver nexperia

Other Datasheets by STMicroelectronics

Part Number Description
74VHCT126A QUAD BUS BUFFERS
74VHCT132A QUAD 2-INPUT SCHMITT NAND GATE
74VHCT138A 3 TO 8 LINE DECODER INVERTING
74VHCT139A DUAL 2 TO 4 DECODER/DEMULTIPLEXER
74VHCT14A HEX SCHMITT INVERTER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
® 74VHCT125A QUAD BUS BUFFERS (3-STATE) PRELIMINARY DATA s s s s s s s s s s HIGH SPEED: tPD = 3.8 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA = 25 oC COMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUTS & OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC (OPR) = 4.5V to 5.5V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 125 IMPROVED LATCH-UP IMMUNITY LOW NOISE: VOLP = 0.8V (Max.) M (Micro Package) T (TSSOP Package) ORDER CODES : 74VHCT125AM 74VHCT125AT This device requires the 3-STATE control input G to be set high to place the output into the high impedance state.