Datasheet Details
| Part number | PCK2509S |
|---|---|
| Manufacturer | NXP |
| File Size | 70.65 KB |
| Description | 50-150 MHz 1:9 SDRAM clock driver |
| Datasheet |
 PCK2509S Datasheet
|
|
|
| Part number | PCK2509S |
|---|---|
| Manufacturer | NXP |
| File Size | 70.65 KB |
| Description | 50-150 MHz 1:9 SDRAM clock driver |
| Datasheet |
PCK2509S Datasheet
|
|
|
|
The PCK2509S is a high-performance, low-skew, low-jitter, phase-locked loop (PLL) clock driver.
It uses a PLLto precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.
It is specifically designed for use with synchronous DRAMs.