Datasheet4U Logo Datasheet4U.com

PCK2509S - 50-150 MHz 1:9 SDRAM clock driver

General Description

The PCK2509S is a high-performance, low-skew, low-jitter, phase-locked loop (PLL) clock driver.

It uses a PLLto precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.

It is specifically designed for use with synchronous DRAMs.

Key Features

  • Phase-Locked Loop Clock distribution for PC100/PC133 SDRAM.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PCK METALLIZED POLYPROPYLENE FILM CAPACITORS Rubycon
PCK0E122MCO1GS CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS Nichicon
PCK0E222MCO1GS CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS Nichicon
PCK0E391MCO1GS CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS Nichicon
PCK0E561MCO1GS CONDUCTIVE POLYMER ALUMINUM SOLID ELECTROLYTIC CAPACITORS Nichicon

Other Datasheets by NXP Semiconductors

Part Number Description
PCK2509SA 50-150 MHz 1:9 SDRAM clock driver
PCK2509SL 50-150 MHz 1:9 SDRAM clock driver
PCK2510S 50-150 MHz 1:10 SDRAM clock driver
PCK2510SA 50-150 MHz 1:10 SDRAM clock driver
PCK2510SL 50-150 MHz 1:10 SDRAM clock driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS PCK2509S 50–150 MHz 1:9 SDRAM clock driver Product specification 1999 Oct 19 Philips Semiconductors Philips Semiconductors Product specification 50–150 MHz 1:9 SDRAM clock driver PCK2509S FEATURES • Phase-Locked Loop Clock distribution for PC100/PC133 SDRAM applications • Spread Spectrum clock compatible • Operating frequency 50 to 150 MHz • (tphase error – jitter) at 100 to133 MHz = ±50 ps • Jitter (peak-peak) at 100 to 133 MHz = ± 80 ps • Jitter (cycle-cycle) at 100 to 133 MHz = 65 ps • Pin-to-pin skew < 200 ps • Available in plastic 24-Pin TSSOP • Distributes one clock input to one bank of ten outputs • External Feedback (FBIN) terminal Is used to synchronize the outputs to the clock input adjusted to 50 percent, independent of the duty cycle at CLK.