Datasheet Details
| Part number | PCK2510SL |
|---|---|
| Manufacturer | NXP |
| File Size | 78.53 KB |
| Description | 50-150 MHz 1:10 SDRAM clock driver |
| Datasheet |
 PCK2510SL Datasheet
|
|
|
| Part number | PCK2510SL |
|---|---|
| Manufacturer | NXP |
| File Size | 78.53 KB |
| Description | 50-150 MHz 1:10 SDRAM clock driver |
| Datasheet |
PCK2510SL Datasheet
|
|
|
|
The PCK2510SL is a high-performance, low-skew, low-jitter, phase-locked loop (PLL) clock driver.
It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.
It is specifically designed for use with synchronous DRAMs.