• Part: 54AC153
  • Description: Dual 4-Input Multiplexer
  • Manufacturer: National Semiconductor
  • Size: 169.77 KB
Download 54AC153 Datasheet PDF
National Semiconductor
54AC153
54AC153 is Dual 4-Input Multiplexer manufactured by National Semiconductor.
.. - 54ACT153 Dual 4-Input Multiplexer September 1998 - 54ACT153 Dual 4-Input Multiplexer General Description The ’AC/’ACT153 is a high-speed dual 4-input multiplexer with mon select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the ’AC/’ACT153 can act as a function generator and generate any two functions of three variables. Features n n n n ICC reduced by 50% Outputs source/sink 24 m A ’ACT153 has TTL-patible inputs Standard Microcircuit Drawings (SMD) - ’AC153: 5962-87625 - ’ACT153: 5962-87698 Logic Symbols IEEE/IEC DS100271-1 DS100271-2 Pin Names I0a- I3a I0b- I3b S0, S1 Ea Eb Za Zb Description Side A Data Inputs Side B Data Inputs mon Select Inputs Side A Enable Input Side B Enable Input Side A Output Side B Output FACT ® is a registered trademark of Fairchild Semiconductor Corporation. © 1998 National Semiconductor Corporation DS100271 .national. Connection Diagrams Pin Assignment for DIP and Flatpak Pin Assignment for LCC DS100271-3 DS100271-4 Functional Description The ’AC/’ACT153 is a dual 4-input multiplexer. It can select two bits of data from up to four sources under the control of the mon Select inputs (S0, S1). The two 4-input multiplexer circuits have individual active-LOW Enables (Ea, Eb) which can be used to strobe the outputs indepedently. When the Enables (Ea, Eb) are HIGH, the corresponding outputs Za, Zb) are forced LOW. The ’AC/’ACT153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the Select inputs. The logic equations for the outputs are shown below. Za = Ea - (I0a - S1 - S0 + I1a - S1 - S0 + I2a -...