Datasheet4U Logo Datasheet4U.com

54ACT112 - Dual JK Negative Edge-Triggered Flip-Flop

General Description

The ’ACT112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs.

Synchronous state changes are initiated by the falling edge of the clock.

Triggering occurs at a voltage level of the clock and is not directly related to the transition time.

Key Features

  • n ’ACT112 has TTL-compatible inputs n Outputs source/sink 24 mA n Standard Microcircuit Drawing (SMD) 5962-8995001 Connection Diagram Pin Assigment for DIP and Flatpack Pin.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
54ACT11241 OCTAL BUFFERS/LINE DRIVERS Texas Instruments
54ACT11253 DUAL 1-OF-4 DATA SELECTORS/MULTIPLEXERS Texas Instruments
54ACT11280 9-BIT PARITY GENERATORS/CHECKERS Texas Instruments
54ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES Texas Instruments
54ACT11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES Texas Instruments

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
54ACT109 Dual JK Positive Edge-Triggered Flip-Flop
54ACT138 1-of-8 Decoder/Demultiplexer
54ACT139 Dual 1-of-4 Decoder/Demultiplexer
54ACT151 8-Input Multiplexer
54ACT153 Dual 4-Input Multiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com 54ACT112 Dual JK Negative Edge-Triggered Flip-Flop September 1998 54ACT112 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’ACT112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on SD or CD prevents clocking and forces Q or Q HIGH, respectively.