Datasheet4U.com

SCAN18373T Datasheet PDF

National Semiconductor SCAN18373T

The SCAN18373T is a high speed, low-power transparent latch featuring separate data inputs organized into dual 9-bit bytes with byte-oriented latch enable and output enable control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK). When the Latch Enable (ALE or BLE) input is HIGH, data on the inputs (AI(0–8) or BI(0–8) ) enters the latches.
Part No. SCAN18373T
Datasheet SCAN18373T Download
Manufacturer
National Semiconductor
Description Transparent Latch
Buy Stock & Price
SCAN18373T datasheet page 1 preview

GENERAL DESCRIPTION

FEATURES

n n n n n n n n n n IEEE 1149.1 (JTAG) Compliant Buffered active-low latch enable TRI-STATE outputs for bus-oriented applications 9-bit data busses for parity applications Reduced-swing outputs source 24 mA/sink 48 mA Guaranteed to drive 50Ω transmission line to TTL input levels of 0.8V and 2.0V TTL compatible inputs 25 mil pitch Cerpack packaging Includes CLAMP and HIGHZ instructions Standard Microcircuit Drawing (SMD) 5962-9311801 Connection Diagram Pin Names AI(0–8), BI(0–8) ALE, BLE AOE1, BOE1 AO(0–8), BO(0–8)

DESCRIPTION

Data Inputs Latch Enable Inputs TRI-STATE Output Enable Inputs TRI-STATE Latch Outputs Truth Tables Inputs ALE X H H L AOE1 H L L L Inputs BLE X H H L BOE1 H L L L BI (0–8) X L H X Z L H BO0 AI (0–8) X L H X Z L H AO0 BO (0–8) AO (0–8) H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance AO0 = Previous AO before H-to-L transition of ALE BO0 = Previous BO before H-to-L transition of BLE Functional

DESCRIPTION

DS100321-1 The SCAN18373T consists of two sets of nine D-type latches with TRI-STATE standard outputs.
SCAN18373T page 2 preview SCAN18373T page 3 preview