Datasheet4U Logo Datasheet4U.com

NB3M8T3910G - 2.5V/3.3V 3:1:10 Configurable Differential Clock Fanout Buffer

Datasheet Summary

Description

2.5 V/3.3 V Core VDD and a flexible 2.5 V / 3.3 V VDDO supply (VDDO ≤ VDD).

A 3:1 MUX selects between Crystal oscillator inputs, or either of two differential Clock inputs capable of accepting LVPECL, LVDS, HCSL, or SSTL levels.

📥 Download Datasheet

Datasheet preview – NB3M8T3910G

Datasheet Details

Part number NB3M8T3910G
Manufacturer ON Semiconductor
File Size 185.21 KB
Description 2.5V/3.3V 3:1:10 Configurable Differential Clock Fanout Buffer
Datasheet download datasheet NB3M8T3910G Datasheet
Additional preview pages of the NB3M8T3910G datasheet.

📁 Similar Datasheet

  • NB3002-VA10A - High speed thermal printhead (300 dots / inch) (Rohm)
  • NB311 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB312 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB313 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB321 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB322 - 1.5Amp Complementary Power Drivers (National Semiconductor)
  • NB323 - 1.5Amp Complementary Power Drivers (National Semiconductor)
Other Datasheets by ON Semiconductor
  • NB3M8302C - 3.3V 200 MHz 1:2 LVCMOS/LVTTL Low Skew Fanout Buffer
  • NB3M8304C - 3.3V 200 MHz 1:4 LVCMOS/LVTTL Low Skew Fanout Buffer
  • NB3F8L3005C - 2:1:5 LVCMOS Fanout Buffer
  • NB3F8L3010C - 3.3V / 2.5V / 1.8V / 1.5V 3:1:10 LVCMOS Fanout Buffer
  • NB3H5150 - 2.5V / 3.3V Low Noise Multi-Rate Clock Generator
  • NB3H5150-01 - 2.5V / 3.3V Low Noise Multi-Rate Clock Generator
  • NB3H60113G - 3.3V / 2.5V Programmable OmniClock Generator
  • NB3H60113GH3 - 2.5V Programmable OmniClock Generator

Full PDF Text Transcription

Click to expand full text
NB3M8T3910G 2.5V/3.3V 3:1:10 Configurable Differential Clock Fanout Buffer with LVCMOS Reference Output Description The NB3M8T3910G is a 3:1:10 Clock fanout buffer operating on a 2.5 V/3.3 V Core VDD and a flexible 2.5 V / 3.3 V VDDO supply (VDDO ≤ VDD). A 3:1 MUX selects between Crystal oscillator inputs, or either of two differential Clock inputs capable of accepting LVPECL, LVDS, HCSL, or SSTL levels. The MUX select lines, SEL0 and SEL1, accept LVCMOS or LVTTL levels and select input per Table 3. The Crystal input is disabled when a Clock input is selected. Differential Outputs consist of two banks of five differential outputs with each bank independently mode configurable as LVPECL, LVDS or HCSL.
Published: |