Download PI6C2404A-1 Datasheet PDF
PI6C2404A-1 page 2
Page 2
PI6C2404A-1 page 3
Page 3

PI6C2404A-1 Description

The PI6C2404A-1 is a PLL-based, zero-delay buffer, with the ability to distribute four outputs of up to 133 MHz at 3.3V. Two banks of two outputs exist, OUTA[1 2] and OUTB[1 2]. An external feedback pin is used to synchronize the outputs.

PI6C2404A-1 Key Features

  • Maximum rated frequency: 133 MHz
  • Low cycle-to-cycle jitter
  • Input to output delay, less than 200ps
  • External feedback pin allows outputs to be synchronized
  • 5V tolerant input
  • Operates at 3.3V VDD
  • Test mode allows bypass of the PLL for system testing
  • Space-saving Packaging (Pb-free and Green Available)
  • 8-pin, 150-mil SOIC (W)