Datasheet4U Logo Datasheet4U.com

PI6LC48S04 - HiFlex Serial Interface Clock

Description

The PI6LC48S04 is a 4-output clock synthesizer designed for serial reference clock applications.

The device generates four copies of a selectable 250MHz, 156.25MHz, 125MHz or 100MHz clock signal with 0.34ps phase jitter performance.

Features

  • ÎÎSelectable 250MHz, 156.25MHz, 125MHz or 100MHz output clock synthesized from a 25MHz fundamental mode crystal ÎÎFour differential clock outputs (two LVDS and two low power HCSL outputs) ÎÎCrystal interface designed for 25MHz, parallel resonant crystal ÎÎRMS phase jitter @ 156.25MHz, using a 25MHz crystal (1MHz - 20MHz): 0.21ps (typical) ÎÎRMS phase jitter @ 156.25MHz, using a 25MHz crystal (12kHz - 20MHz): 0.32ps (typical) ÎÎPower supply noise rejection PSNR: -50dB (typical) ÎÎLVCMOS interface.

📥 Download Datasheet

Datasheet preview – PI6LC48S04

Datasheet Details

Part number PI6LC48S04
Manufacturer Pericom Semiconductor
File Size 654.89 KB
Description HiFlex Serial Interface Clock
Datasheet download datasheet PI6LC48S04 Datasheet
Additional preview pages of the PI6LC48S04 datasheet.

📁 Similar Datasheet

  • PI6008K - FHD HDR ISP (Pixelplus)
  • PI6049A - Contact Image Sensor (AMI SEMICONDUCTOR)
  • PI632BZ - MOSFET (UNIKC)
  • PI6C103 - Precision Clock Synthesizer (Pericom Semiconductor Corporation)
  • PI6C106 - Pentium/Pro System Clock Chip (Pericom Semiconductor Corporation)
  • PI6C18551 - 3.3V/5V 1 to 4 Clock Buffer (Pericom Semiconductor Corporation)
  • PI6C2405A - Zero-Delay Clock Buffer (Pericom Semiconductor Corporation)
  • PI6C2408 - 3.3V 4+4 Ouptut Zero-delay Clock Driver (Pericom Semiconductor Corporation)
  • PI6C2409 - Zero-Delay Clock Buffer (Pericom Semiconductor Corporation)
  • PI6C2502 - Phase-Locked Loop Clock Driver (Pericom Semiconductor Corporation)
Other Datasheets by Pericom Semiconductor

Full PDF Text Transcription

Click to expand full text
PI6LC48S04 HiFlex Serial Interface Clock Features ÎÎSelectable 250MHz, 156.25MHz, 125MHz or 100MHz output clock synthesized from a 25MHz fundamental mode crystal ÎÎFour differential clock outputs (two LVDS and two low power HCSL outputs) ÎÎCrystal interface designed for 25MHz, parallel resonant crystal ÎÎRMS phase jitter @ 156.25MHz, using a 25MHz crystal (1MHz - 20MHz): 0.21ps (typical) ÎÎRMS phase jitter @ 156.25MHz, using a 25MHz crystal (12kHz - 20MHz): 0.32ps (typical) ÎÎPower supply noise rejection PSNR: -50dB (typical) ÎÎLVCMOS interface levels for the frequency select input ÎÎFull 3.3V or 2.
Published: |