Datasheet4U Logo Datasheet4U.com

8V19N490A - Jitter Attenuator and Clock Synthesizer

Datasheet Summary

Description

The 8V19N490A is a fully integrated FemtoClock® NG jitter attenuator and clock synthesizer designed as a high-performance clock solution for conditioning and frequency/phase management of wireless base station radio equipment boards.

Features

  • High-performance clock RF-PLL with support for JESD204B.
  • Optimized for low-phase noise: -150dBc/Hz (800kHz offset; 245.76MHz clock).
  • Integrated phase noise of 80fs RMS typical (12kHz to 20MHz).
  • Dual-PLL architecture.
  • First PLL stage with external VCXO for clock jitter attenuation.
  • Second PLL with internal FemtoClock NG PLL: 2949.12 MHz.
  • Six output channels with a total of 19 outputs, organized in:.
  • Four JESD204B channels (device clock and SYSREF outpu.

📥 Download Datasheet

Datasheet preview – 8V19N490A

Datasheet Details

Part number 8V19N490A
Manufacturer Renesas
File Size 1.30 MB
Description Jitter Attenuator and Clock Synthesizer
Datasheet download datasheet 8V19N490A Datasheet
Additional preview pages of the 8V19N490A datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
FemtoClock® NG Jitter Attenuator and Clock Synthesizer 8V19N490A Datasheet Description The 8V19N490A is a fully integrated FemtoClock® NG jitter attenuator and clock synthesizer designed as a high-performance clock solution for conditioning and frequency/phase management of wireless base station radio equipment boards. The device is optimized to deliver excellent phase noise performance as required in GSM, WCDMA, LTE, and LTE-A radio board implementations. The device supports JESD204B subclass 0 and 1 clocks. A two-stage PLL architecture supports both jitter attenuation and frequency multiplication. The first stage PLL is the jitter attenuator and uses an external VCXO for best possible phase noise characteristics.
Published: |