Datasheet4U Logo Datasheet4U.com

8V19N491-36 Datasheet

Ng Jitter Attenuator And Clock Synthesizer

Manufacturer: Renesas

Datasheet Details

Part number 8V19N491-36
Manufacturer Renesas
File Size 1.90 MB
Description NG Jitter Attenuator and Clock Synthesizer
Datasheet 8V19N491-36-Renesas.pdf

8V19N491-36 Overview

The 8V19N491-36 is a fully integrated FemtoClock® NG jitter attenuator and clock synthesizer. The device is designed as a high-performance clock solution for conditioning and frequency/phase management of wireless base station radio equipment boards. The device is optimized to deliver excellent phase noise performance as required in GSM, WCDMA, LTE, and LTE-A radio board implementations.

8V19N491-36 Key Features

  • High-performance clock RF-PLL with support for JESD204B
  • Optimized for low phase noise: -152.5dBc/Hz (800kHz offset
  • Integrated phase noise of 65fs RMS typical (12kHz-20MHz) at
  • Dual-PLL architecture
  • First PLL stage with external VCXO for clock jitter attenuation
  • Second PLL with internal FemtoClock NG PLL: 3686.4MHz
  • Four JESD204B channels (device clock and SYSREF output) with two, four, and six outputs
  • One clock channel with two outputs
  • One VCXO output
  • Configurable integer clock frequency dividers

8V19N491-36 Distributor