ICS95V842 Description
/.
ICS95V842 Key Features
- Low skew, low jitter PLL clock driver
- Feedback pins for input to output synchronization
- Spread Spectrum tolerant inputs
- With bypass mode mux
- Operating frequency 60 to 220 MHz
- CYCLE jitter: <75ps
- OUTPUT
- OUTPUT skew: <60ps
- Period jitter: ±75ps
- Half-Period jitter: ±75ps