Datasheet4U Logo Datasheet4U.com

KAD5512P-50 - 500MSPS A/D Converter

Description

.

.

.

Features

  • Programmable gain, offset and skew control.
  • 1.3GHz analog input bandwidth.
  • 60fs clock jitter.
  • Over-range indicator.
  • Selectable clock divider: ÷1 or ÷2.
  • Clock phase selection.
  • Nap and sleep modes.
  • Two’s complement, gray code or binary data format.
  • DDR LVDS-compatible or LVCMOS outputs.
  • Programmable built-in test patterns.
  • Single-supply 1.8V operation.
  • Pb-free (RoHS compliant).

📥 Download Datasheet

Datasheet preview – KAD5512P-50

Datasheet Details

Part number KAD5512P-50
Manufacturer Renesas
File Size 1.47 MB
Description 500MSPS A/D Converter
Datasheet download datasheet KAD5512P-50 Datasheet
Additional preview pages of the KAD5512P-50 datasheet.

📁 Similar Datasheet

  • KAD0228BD - 8-BIT 30 MSPS CMOS A/D CONVERTER (Samsung)
  • KAD07 - OPEN FRAME AC - DC POWER MODULE 6.3 ~ 7.6W UL / cUL / CE (Chinfa Electronics Ind)
  • KAD0703 - OPEN FRAME AC - DC POWER MODULE (Chinfa Electronics Ind)
  • KAD0705 - OPEN FRAME AC - DC POWER MODULE (Chinfa Electronics Ind)
  • KAD0712 - OPEN FRAME AC - DC POWER MODULE (Chinfa Electronics Ind)
  • KAD0712D - OPEN FRAME AC - DC POWER MODULE (Chinfa Electronics Ind)
  • KAD0715 - OPEN FRAME AC - DC POWER MODULE (Chinfa Electronics Ind)
  • KAD0715D - OPEN FRAME AC - DC POWER MODULE (Chinfa Electronics Ind)
  • KAD0724 - OPEN FRAME AC - DC POWER MODULE (Chinfa Electronics Ind)
  • KAD07503D - OPEN FRAME AC - DC POWER MODULE (Chinfa Electronics Ind)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
KAD5512P-50 12-Bit, 500MSPS A/D Converter The KAD5512P-50 is a low-power, high performance, 12-bit, 500MSPS analog-to-digital converter designed with Intersil’s proprietary FemtoCharge™ technology on a standard CMOS process. The KAD5512P-50 is part of a pin-compatible portfolio of 10, 12 and 14-bit A/Ds with sample rates ranging from 125MSPS to 500MSPS. The device utilizes two time-interleaved 12-bit, 250MSPS A/D cores to achieve the ultimate sample rate of 500MSPS. A single 500MHz conversion clock is presented to the converter, and all interleave clocking is managed internally. A Serial Peripheral Interface (SPI) port allows for extensive configurability, as well as fine control of matching characteristics (gain, offset, skew) between the two converter cores.
Published: |