VDD = single power supply voltage of 2.7 to 5.5 V.
HALT mode.
STOP mode.
SNOOZE mode
RL78 CPU core.
CISC architecture with 3-stage pipeline.
Minimum instruction execution time: Can be changed
from high-speed (0.04167 μs: @ 24 MHz operation with high-speed on-chip oscillator) to low-speed (1.0 μs: @1 MHz operation with high-speed on-chip oscillator).
Full PDF Text Transcription for RL78G1G (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
RL78G1G. For precise diagrams, and layout, please refer to the original PDF.
RL78/G1G RENESAS MCU 1. OUTLINE 1.1 Features Ultra-low power consumption technology • VDD = single power supply voltage of 2.7 to 5.5 V • HALT mode • STOP mode • SNOOZE m...
View more extracted text
ower supply voltage of 2.7 to 5.5 V • HALT mode • STOP mode • SNOOZE mode RL78 CPU core • CISC architecture with 3-stage pipeline • Minimum instruction execution time: Can be changed from high-speed (0.04167 μs: @ 24 MHz operation with high-speed on-chip oscillator) to low-speed (1.0 μs: @1 MHz operation with high-speed on-chip oscillator) • Multiply/divide/multiply & accumulate instructions are supported. • Address space: 1 MB • General-purpose registers: (8-bit register × 8) × 4 banks • On-chip RAM: 1.
RL78G1G Datasheet
