Datasheet4U Logo Datasheet4U.com

M68Z512 - 4 Mbit 512Kb x8 Low Power SRAM with Output Enable

Description

The M68Z512 is a 4 Mbit (4,194,304 bit) CMOS SRAM, organized as 524,288 words by 8 bits.

Features

  • fully static operation requiring no external clocks or timing strobes, with equal address access and cycle times. It requires a single 5V ±10% supply, and all inputs and outputs are TTL compatible. This device has an automatic power-down feature, reducing the power consumption by over 99% when deselected. The M68Z512 is available in a 32 lead TSOP II (10 x 20mm) package. Table 1. Signal Names A0-A18 DQ0-DQ7 E G W VCC VSS Address Inputs VCC 19 A0-A18 8 DQ0-DQ7 W E G M68Z512 Data Input/Outpu.

📥 Download Datasheet

Datasheet preview – M68Z512

Datasheet Details

Part number M68Z512
Manufacturer STMicroelectronics
File Size 92.97 KB
Description 4 Mbit 512Kb x8 Low Power SRAM with Output Enable
Datasheet download datasheet M68Z512 Datasheet
Additional preview pages of the M68Z512 datasheet.

📁 Similar Datasheet

  • M68000 - 8-/16-/32-Bit Microprocessors Users Manual (Motorola Inc)
  • M68020 - The first full 32-bit implementation of the M68000 family of microprocessors from Motorola (Freescale Semiconductor)
  • M68040 - 32-bit microprocessors (Motorola)
  • M6805 - Microcomputer / Microprocessor (Motorola)
  • M68060 - microprocessor (NXP)
  • M68302FADS - MC68302 Family Application Development System (Motorola)
  • M685 - DUAL SAW / SELECTABLE FREQUENCY VCSO (Integrated Circuit Systems)
  • M68701 - SILICON MOS FET POWER AMPLIFIER (Mitsubishi)
  • M68701H - Silicon MOS FET Power Amplifier (Mitsubishi)
  • M68701M - Silicon MOS FET Power Amplifier (Mitsubishi)
Other Datasheets by ST Microelectronics
  • M68Z128 - 5V / 1 Mbit 128Kb x8 Low Power SRAM with Output Enable
  • M68Z128W - 3V / 1 Mbit 128Kb x8 Low Power SRAM with Output Enable
  • M68AF031A - 256 Kbit (32K x 8) 5.0V Asynchronous SRAM
  • M68AF127B - 1Mbit 128K x8 / 5V Asynchronous SRAM
  • M68AF511A - 4 Mbit (512K x8) / 5V Asynchronous SRAM
  • M68AR024D - 16 Mbit 1M x16 1.8V Asynchronous SRAM
  • M68AR512D - 8 Mbit 512K x16 1.8V Asynchronous SRAM
  • M68AW031A - 256 Kbit (32K x8) 3.0V Asynchronous SRAM

Full PDF Text Transcription

Click to expand full text
M68Z512 4 Mbit (512Kb x8) Low Power SRAM with Output Enable s ULTRA LOW DATA RETENTION CURRENT – 100nA (typical) – 10µA (max) s s s s s s s OPERATION VOLTAGE: 5V ±10% 512 Kbit x8 SRAM with OUTPUT ENABLE EQUAL CYCLE and ACCESS TIMES: 70ns LOW VCC DATA RETENTION: 2V TRI-STATE COMMON I/O CMOS for OPTIMUM SPEED/POWER AUTOMATIC POWER-DOWN WHEN DESELECTED INTENDED FOR USE WITH ST ZEROPOWER® AND TIMEKEEPER ® CONTROLLERS 32 1 TSOP II 32 (NC) 10 x 20mm s Figure 1. Logic Diagram DESCRIPTION The M68Z512 is a 4 Mbit (4,194,304 bit) CMOS SRAM, organized as 524,288 words by 8 bits. The device features fully static operation requiring no external clocks or timing strobes, with equal address access and cycle times. It requires a single 5V ±10% supply, and all inputs and outputs are TTL compatible.
Published: |