Datasheet4U Logo Datasheet4U.com

PSD813F1-A - Flash In-System Programmable (ISP) Peripherals

General Description

10 8.0 PSD813F1 Register Description and Address Offset 14 9.0 PSD813F1 Functional Blocks 15 9.1 Memory Blocks 15 9.1.1 Main Flash and Secondary EEPROM 15 9.1.2 SRAM 29 9.1.3 Memory Select Signals29 9.1.4 Page Register32 9.2 PLDs 33 9.2.1 Decode PLD (DPLD) 35 9.2.2 Complex PLD (CPLD) 35 9.3 Microco

📥 Download Datasheet

Full PDF Text Transcription for PSD813F1-A (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for PSD813F1-A. For precise diagrams, and layout, please refer to the original PDF.

PSD813F1-A Flash In-System Programmable (ISP) Peripherals For 8-bit MCUs PRELIMINARY DATA FEATURES SUMMARY s Single Supply Voltage: – 5 V±10% for PSD813F1-A – 3.3 V±10% f...

View more extracted text
UMMARY s Single Supply Voltage: – 5 V±10% for PSD813F1-A – 3.3 V±10% for PSD813F1-AV s Up to 1Mbit of Primary Flash Memory (8 uniform sectors) s 256Kbit Secondary EEPROM (4 uniform sectors) s Up to 16Kbit SRAM s Over 3,000 Gates of PLD: DPLD and CPLD s 27 Reconfigurable I/O ports s Enhanced JTAG Serial Port s Programmable power management s High Endurance: – 100,000 Erase/Write Cycles of Flash Memory – 10,000 Erase/Write Cycles of EEPROM – 1,000 Erase/Write Cycles of PLD Figure 1. Packages PQFP52 (T) PLCC52 (K) January 2002 This is preliminary information on a new product now in development or undergoing evaluation. Detail