Datasheet4U Logo Datasheet4U.com

PSD813F1 - Flash In-System Programmable Peripherals

Description

.

.

.

.

.

.

📥 Download Datasheet

Datasheet preview – PSD813F1

Datasheet Details

Part number PSD813F1
Manufacturer STMicroelectronics
File Size 638.67 KB
Description Flash In-System Programmable Peripherals
Datasheet download datasheet PSD813F1 Datasheet
Additional preview pages of the PSD813F1 datasheet.

📁 Similar Datasheet

  • PSD82 - Three Phase Three Phase (POWERSEM)
  • PSD833F2 - Flash In-System Programmable ISP Peripherals For 8-bit MCUs (ST Microelectronics)
  • PSD834F2 - Flash In-System Programmable ISP Peripherals For 8-bit MCUs (ST Microelectronics)
  • PSD853F2 - Flash In-System Programmable ISP Peripherals For 8-bit MCUs (ST Microelectronics)
  • PSD854F2 - Flash In-System Programmable ISP Peripherals For 8-bit MCUs (ST Microelectronics)
  • PSD03 - HIGH POWERED TVS ARRAY (Protek Devices)
  • PSD03C - HIGH POWERED TVS ARRAY (Protek Devices)
  • PSD05 - (PSD03-PSD36) Standard Capacitance TVS Array (Protek Devices)
  • PSD05 - HIGH POWERED TVS ARRAY (Protek Devices)
  • PSD05C - HIGH POWERED TVS ARRAY (Protek Devices)
Other Datasheets by STMicroelectronics
  • PSD813F1-A - Flash In-System Programmable (ISP) Peripherals
  • PSD813F1A - Flash in-system programmable (ISP) peripherals
  • PSD813F1V - Flash in-system programmable peripherals
  • PSD813F2 - Flash in-system programmable (ISP) peripherals for 8-bit MCUs
  • PSD813F2V - Flash in-system programmable (ISP) peripherals
  • PSD813F4 - Flash in-system programmable (ISP) peripherals for 8-bit MCUs
  • PSD813F5 - Flash in-system programmable (ISP) peripherals for 8-bit MCUs
  • PSD833F2 - Flash in-system programmable (ISP) peripherals for 8-bit MCUs

Full PDF Text Transcription

Click to expand full text
PSD813F1 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V FEATURES SUMMARY s DUAL BANK FLASH MEMORIES – 1 Mbit of Primary Flash Memory (8 Uniform Sectors) – 256 Kbit Secondary EEPROM (4 Uniform Sectors) – Concurrent operation: read from one memory while erasing and writing the other s 16 Kbit SRAM (BATTERY-BACKED) s PLD WITH MACROCELLS – Over 3,000 Gates Of PLD: DPLD and CPLD – DPLD - User-defined Internal chip-select decoding – CPLD with 16 Output Macrocells (OMCs) and 24 Input Macrocells (IMCs) s 27 RECONFIGURABLE I/Os – 27 individually configurable I/O port pins that can be used for the following functions: MCU I/Os; PLD I/Os; Latched MCU address output; and Special function I/Os. Note: 16 of the I/O ports may be configured as open-drain outputs.
Published: |