Datasheet4U Logo Datasheet4U.com

SC8270S - Dual N-Channel Enhancement Mode Field Effect Transistor

Features

  • Super high dense cell design for low RDS(ON). Rugged and reliable. Wafer level CSP. ESD Protected. WLCSP TOP VIEW 1.61 0.03 BOTTOM VIEW 0.65 LAND.

📥 Download Datasheet

Datasheet preview – SC8270S

Datasheet Details

Part number SC8270S
Manufacturer SamHop
File Size 141.83 KB
Description Dual N-Channel Enhancement Mode Field Effect Transistor
Datasheet download datasheet SC8270S Datasheet
Additional preview pages of the SC8270S datasheet.

📁 Similar Datasheet

  • SC8201 - ONE-CELL LI BATTERY PROTECTION CIRCUIT (Silan Microelectronics)
  • SC8204 - Audio ringing circuit (CHMC)
  • SC8204 - FAN REMTORE CONTROL DECODER (Silan Microelectronics)
  • SC8205 - 20V N-channel enhancement mode MOS FET (FUMAN ELECTRONICS)
  • SC8205 - 20V N-Channel Enhancement-Mode MOSFET (SIKEWEI ELECTRONICS)
  • SC8206 - REMOTE FAN CONTROL IC (Silan Microelectronics)
  • SC8207 - Fan Remote Control Decoder Used Together (SL)
  • SC8211 - 16-Bit Digital to Analog Converter (FUMAN)
  • SC8261G - LI+ BATTERY PROTECTION CIRCUIT (Silan Microelectronics)
  • SC82AAA - Breaker (BOURNS)
Other Datasheets by SamHop
  • SC8272 - Dual N-Channel Enhancement Mode Field Effect Transistor
  • SC8273 - Dual N-Channel Enhancement Mode Field Effect Transistor
  • SC8276 - Dual N-Channel Enhancement Mode Field Effect Transistor
  • SC8200 - Dual N-Channel Enhancement Mode Field Effect Transistor
  • SC8220 - Dual N-Channel Enhancement Mode Field Effect Transistor
  • SC8230 - Dual N-Channel Enhancement Mode Field Effect Transistor
  • SC8232 - Dual N-Channel Enhancement Mode Field Effect Transistor
  • SC8237 - Dual N-Channel Enhancement Mode Field Effect Transistor

Full PDF Text Transcription

Click to expand full text
SC8270SGreen Product Sa mHop Microelectronics C orp. Dual N-Channel Enhancement Mode Field Effect Transistor Preliminary PRODUCT SUMMARY VSSS IS RSS(ON) (mΩ) Max 10.2 @ VGS=4.5V 10.5 @ VGS=4.0V 24V 9A 11.5 @ VGS=3.8V 12.0 @ VGS=3.1V 14.0 @ VGS=2.5V FEATURES Super high dense cell design for low RDS(ON). Rugged and reliable. Wafer level CSP. ESD Protected. WLCSP TOP VIEW 1.61 0.03 BOTTOM VIEW 0.65 LAND PATTERN (REFERENCE) 0.65 2.55 0.03 8270S Date Code S1 S2 G1 G2 S1 S2 0.65 0.65 0.65 0.65 1-pin index mark S1 0.11 0.01 S1: Source 1 G1: Gate 1 G2: Gate 2 S2: Source 2 6 - φ 0.31 φ 0.
Published: |