The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
www.DataSheet4U.com
K4S280432D
CMOS SDRAM
128Mbit SDRAM
8M x 4Bit x 4 Banks Synchronous DRAM LVTTL
Rev. 0.1 Sept. 2001
* Samsung Electronics reserves the right to change products or specification without notice.
Rev.0.1 Sept. 2001
K4S280432D
CMOS SDRAM
Revision History Revision 0.0 (Mar., 2001) Revision 0.1 (Sep., 2001)
• • Redefined IDD1 & IDD4 in DC Characteristics Changed the Notes in Operating AC Parameter. < Before > 5. For 1H/1L, tRDL=1CLK and tDAL=1CLK+tRP is also supported . SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP. < After > 5.In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported. SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.
Rev.0.1 Sept.