Datasheet4U Logo Datasheet4U.com

K4S560832C - 256Mbit SDRAM 8M x 8bit x 4 Banks Synchronous DRAM LVTTL

General Description

The K4S560832C is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 8,392,608 words by 8bits, fabricated with SAMSUNG's high performance CMOS technology.

Key Features

  • JEDEC standard 3.3V power supply.
  • LVTTL compatible with multiplexed address.
  • Four banks operation.
  • MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave).
  • All inputs are sampled at the positive going edge of the system clock.
  • Burst read single-bit write operation.
  • DQM for masking.
  • Auto & self refresh.
  • 64ms refresh period (8K Cycle.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
K4S560832E-UC75 SDRAM 256Mb E-die Samsung
K4S560432E-UC75 SDRAM 256Mb E-die Samsung
K4S561632C 256Mbit SDRAM Samsung
K4S561632E-UC60 SDRAM 256Mb E-die Samsung
K4S561632E-UC75 SDRAM 256Mb E-die Samsung

Other Datasheets by Samsung Semiconductor

Part Number Description
K4S560832A 256Mbit SDRAM 8M x 8bit x 4 Banks Synchronous DRAM LVTTL
K4S560832B 256Mbit SDRAM 8M x 8bit x 4 Banks Synchronous DRAM LVTTL
K4S560832D 256Mbit SDRAM 8M x 8bit x 4 Banks Synchronous DRAM LVTTL
K4S560832E-NC75 SDRAM 256Mb E-die
K4S560832E-NCL75 SDRAM 256Mb E-die

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
K4S560832C CMOS SDRAM 256Mbit SDRAM 8M x 8bit x 4 Banks Synchronous DRAM LVTTL Revision 0.1 Sept. 2001 * Samsung Electronics reserves the right to change products or specification without notice. Rev. 0.1 Sept. 2001 K4S560832C Revision History Revision 0.0 (Mar. 06, 2001) Revision 0.1 (Sep. 06, 2001) • • CMOS SDRAM Redefined IDD1 & IDD4 in DC Characteristics Changed the Notes in Operating AC Parameter. < Before > 5. For 1H/1L, tRDL=1CLK and tDAL=1CLK+tRP is also supported . SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP. < After > 5.In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported. SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP. Rev. 0.1 Sept. 2001 K4S560832C 8M x 8Bit x 4 Banks Synchronous DRAM FEATURES • JEDEC standard 3.