Datasheet4U Logo Datasheet4U.com

K7B321835C - 1Mx36 & 2Mx18 Synchronous SRAM

General Description

The K7B323635C and K7B321835C are 37,748,736-bit Synchronous Static Random Access Memory designed for high performance second level cache of Pentium and Power PC based System.

Key Features

  • Synchronous Operation.
  • On-Chip Address Counter.
  • Self-Timed Write Cycle.
  • On-Chip Address and Control Registers.
  • VDD= 2.5 or 3.3V +/- 5% Power Supply.
  • 5V Tolerant Inputs Except I/O Pins.
  • Byte Writable Function.
  • Global Write Enable Controls a full bus-width write.
  • Power Down State via ZZ Signal.
  • LBO Pin allows a choice of either a interleaved burst or a linear burst.
  • Three Chip Enables for.

📥 Download Datasheet

Full PDF Text Transcription for K7B321835C (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for K7B321835C. For precise diagrams, and layout, please refer to the original PDF.

K7B323635C K7B321835C 1Mx36 & 2Mx18 Synchronous SRAM 36Mb Sync. Burst SRAM Specification 100LQFP with Pb / Pb-Free (RoHS compliant) INFORMATION IN THIS DOCUMENT IS PROVID...

View more extracted text
h Pb / Pb-Free (RoHS compliant) INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND. 1. For updates or additional information about Samsung products, contact your nearest Samsung office. 2.