Datasheet4U Logo Datasheet4U.com

K7I323682M - 1Mx36 & 2Mx18 DDRII CIO b2 SRAM

General Description

on page 2 and add HSTL I/O comment 1.

Update current characteristics in DC electrical characteristics 2.

Change AC timing characteristics 3.

Key Features

  • 1.8V+0.1V/-0.1V Power Supply.
  • DLL circuitry for wide output data valid window and future freguency scaling.
  • I/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V I/O, 1.8V+0.1V/-0.1V for 1.8V I/O.
  • Pipelined, double-data rate operation.
  • Common data input/output bus.
  • HSTL I/O.
  • Full data coherency, providing most current data.
  • Synchronous pipeline read with self timed late write.
  • Registered address, control and data inp.

📥 Download Datasheet

Full PDF Text Transcription for K7I323682M (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for K7I323682M. For precise diagrams, and layout, please refer to the original PDF.

K7I323682M K7I321882M Document Title 1Mx36-bit, 2Mx18-bit DDRII CIO b2 SRAM 1Mx36 & 2Mx18 DDRII CIO b2 SRAM Revision History Rev. No. 0.0 0.1 History 1. Initial document....

View more extracted text
b2 SRAM Revision History Rev. No. 0.0 0.1 History 1. Initial document. 1. Pin name change from DLL to Doff. 2. Vddq range change from 1.5V to 1.5V~1.8V. 3. Update JTAG test conditions. 4. Reserved pin for high density name change from NC to Vss/SA 5. Delete AC test condition about Clock Input timing Reference Level 6. Delete clock description on page 2 and add HSTL I/O comment 1. Update current characteristics in DC electrical characteristics 2. Change AC timing characteristics 3. Update JTAG instruction coding and diagrams 1. Add AC electrical characteristics. 2. Change AC timing characteristics. 3. Change DC electrical c