Datasheet4U Logo Datasheet4U.com

KM48S8030C - 2M x 8Bit x 4 Banks Synchronous DRAM

Datasheet Summary

Description

The KM48S8030C is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 8 bits, fabricated with SAMSUNG′s high performance CMOS technology.

Features

  • JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs -. CAS latency 3 only -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Burst read single-bit write operation DQM for masking Auto & self refresh 64ms refresh period (4K Cycle) Preliminary PC133 CMOS SDRAM.

📥 Download Datasheet

Datasheet preview – KM48S8030C

Datasheet Details

Part number KM48S8030C
Manufacturer Samsung semiconductor
File Size 82.55 KB
Description 2M x 8Bit x 4 Banks Synchronous DRAM
Datasheet download datasheet KM48S8030C Datasheet
Additional preview pages of the KM48S8030C datasheet.

📁 Similar Datasheet

  • KM48C512 - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C512A - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C512AL - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C512ALL - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C512B - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C512D - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C512L - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C512SL - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C514B - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
  • KM48C514D - 512K x 8-Bit CMOS DRAM (Samsung Electronics)
Other Datasheets by Samsung semiconductor
  • KM48S8030D - 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
  • KM48S16030 - 4M x 8Bit x 4 Banks Synchronous DRAM
  • KM48S16030A - 128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL
  • KM48S16030B - 128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL
  • KM48C2000B - 2M x 8Bit CMOS Dynamic RAM with Fast Page Mode
  • KM48C2100B - 2M x 8Bit CMOS Dynamic RAM with Fast Page Mode
  • KM48C8004B - 8M x 8bit CMOS Dynamic RAM with Extended Data Out
  • KM48C8104B - 8M x 8bit CMOS Dynamic RAM with Extended Data Out

Full PDF Text Transcription

Click to expand full text
KM48S8030C Revision History Revision 0.0 (Oct., 1998) • PC133 first published. Preliminary PC133 CMOS SDRAM REV. 0 Oct. '98 KM48S8030C 2M x 8Bit x 4 Banks Synchronous DRAM FEATURES • • • • JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs -. CAS latency 3 only -. Burst length (1, 2, 4, 8 & Full page) -.
Published: |